

The Free Instruction Set Architecture (FISA)

Torbjörn Granlund

2021-03-03

Chapter 1

Foreword

[This manual is work-in-progress. A newer version might be available for download here: <http://gmplib.org/~tege/fisa.pdf>]

FISA is a carefully designed instruction set architecture with superior performance integer computations in mind. The F in FISA stands for that it is Free, that it supports Four operands per instruction, and that it is suited for Fast computers. There are other Free ISAs out there, but none of them is as Fine as FISA.

Several aspects differentiate FISA from legacy ISAs:

- FISA is very carefully designed
- FISA has a balanced non-redundant instruction set
- FISA has clean instruction encoding
- FISA allows very simple implementations
- FISA allows very fast implementations
- FISA provides 64 general purpose registers and 63 floating-point registers
- FISA is a pure 64-bit architecture
- FISA has architectural support for call point register partitioning
- FISA allows for partial implementations, with mid-ware emulation layer
- FISA has up to 3 input operands and 1 result operand for both integer and floating-point operations.
- FISA is completely free

1.1 Notation

In the definition of instructions, the arithmetic is done accurately, with no implied truncation. The division operation `/` truncates towards zero. The assignment operator, `←`, reduces the value $\bmod 2^{64}$. Comparisons yield 0 for false outcome, and `-1`, i.e., 64 ones, for true outcome.

Chapter 2

Instruction encoding overview

The instruction set assumes the following register usage:

Register	Usage	Relevant instructions
gr(0)	Return address pointer	brl
gr(1)	Global pointer	gotoff
gr(2)	Stack pointer	spoff, ldm, stm, smask
gr(3)	Frame pointer	fpoff

2.1 Arithmetic Instructions

op	rd	rc	rb	ra	
mulladd	rd,ra,rb,rc				$\text{gr}(\text{rd}) \leftarrow \text{gr}(\text{ra}) \times \text{gr}(\text{rb}) + \text{gr}(\text{rc})$
mullsub	rd,ra,rb,rc				$\text{gr}(\text{rd}) \leftarrow \text{gr}(\text{ra}) \times \text{gr}(\text{rb}) - \text{gr}(\text{rc})$
mulhadd	rd,ra,rb,rc				$\text{gr}(\text{rd}) \leftarrow (\text{gr}(\text{ra}) \times \text{gr}(\text{rb}) + \text{gr}(\text{rc})) / 2^{64}$ [unsigned]
mulhsub	rd,ra,rb,rc				$\text{gr}(\text{rd}) \leftarrow (\text{gr}(\text{ra}) \times \text{gr}(\text{rb}) - \text{gr}(\text{rc})) / 2^{64}$ [unsigned]
dsll	rd,rc,ra,rb				$\text{gr}(\text{rd}) \leftarrow (\text{gr}(\text{rc}), \text{gr}(\text{ra})) \times 2^{\text{gr}(\text{rb})} / 2^{64}$
dsrl	rd,rc,ra,rb				$\text{gr}(\text{rd}) \leftarrow (\text{gr}(\text{rc}), \text{gr}(\text{ra})) / 2^{\text{gr}(\text{rb})}$
addc	rd,ra,rb,rc				$\text{gr}(\text{rd}) \leftarrow \text{gr}(\text{rb}) + \text{gr}(\text{rc}) + (\text{gr}(\text{ra}) \wedge 1)$
subc	rd,ra,rb,rc				$\text{gr}(\text{rd}) \leftarrow \text{gr}(\text{rb}) - \text{gr}(\text{rc}) - (\text{gr}(\text{ra}) \wedge 1)$
cmpac	rd,ra,rb,rc				$\text{gr}(\text{rd}) \leftarrow (\text{gr}(\text{rb}) + \text{gr}(\text{rc}) + (\text{gr}(\text{ra}) \wedge 1)) \geq 2^{64}$
cmpsc	rd,ra,rb,rc				$\text{gr}(\text{rd}) \leftarrow (\text{gr}(\text{rb}) - \text{gr}(\text{rc}) - (\text{gr}(\text{ra}) \wedge 1)) < 0$
fmadd	rd,ra,rb,rc				$\text{fr}(\text{rd}) \leftarrow \text{fr}(\text{ra}) \times \text{fr}(\text{rb}) + \text{fr}(\text{rc})$
fmnadd	rd,ra,rb,rc				$\text{fr}(\text{rd}) \leftarrow -(\text{fr}(\text{ra}) \times \text{fr}(\text{rb})) + \text{fr}(\text{rc})$
fmsub	rd,ra,rb,rc				$\text{fr}(\text{rd}) \leftarrow \text{fr}(\text{ra}) \times \text{fr}(\text{rb}) + (-\text{fr}(\text{rc}))$
fmnsb	rd,ra,rb,rc				$\text{fr}(\text{rd}) \leftarrow -(\text{fr}(\text{ra}) \times \text{fr}(\text{rb})) + (-\text{fr}(\text{rc}))$
seleq	rd,ra,rb,rc,i1				$\text{gr}(\text{rd}) \leftarrow \text{if } \text{gr}(\text{ra}) = 0 \text{ then } \text{gr}(\text{rb}) \text{ else } \text{gr}(\text{rc})$
sellt	rd,ra,rb,rc,i1				$\text{gr}(\text{rd}) \leftarrow \text{if } \text{gr}(\text{ra}) < 0 \text{ then } \text{gr}(\text{rb}) \text{ else } \text{gr}(\text{rc})$
selle	rd,ra,rb,rc,i1				$\text{gr}(\text{rd}) \leftarrow \text{if } \text{gr}(\text{ra}) \leq 0 \text{ then } \text{gr}(\text{rb}) \text{ else } \text{gr}(\text{rc})$
selev	rd,ra,rb,rc,i1				$\text{gr}(\text{rd}) \leftarrow \text{if } \text{gr}(\text{ra}) \bmod 2 = 0 \text{ then } \text{gr}(\text{rb}) \text{ else } \text{gr}(\text{rc})$
mux	rd,ra,rb,rc				$\text{gr}(\text{rd}) \leftarrow (\text{gr}(\text{ra}) \wedge \text{gr}(\text{rb})) \vee (\neg \text{gr}(\text{ra}) \wedge \text{gr}(\text{rc}))$

The `sel` instructions' `i1` argument select between dependency modes; if it is 1, the implementation must read both `gr(rb)` and `gr(rc)` before determining which register is to be written to the destination register. The result register is made a proper dependency on both `gr(rb)` and `gr(rc)`. That means that they never leak timing information as a result of the condition.

op	rd	rc	rb	op
add	rd,rb,rc	$\text{gr}(\text{rd}) \leftarrow \text{gr}(\text{rb}) + \text{gr}(\text{rc})$		
sub	rd,rb,rc	$\text{gr}(\text{rd}) \leftarrow \text{gr}(\text{rb}) - \text{gr}(\text{rc})$		
sll	rd,rc,rb	$\text{gr}(\text{rd}) \leftarrow \text{gr}(\text{rc}) \ll \text{gr}(\text{rb})$		
srl	rd,rc,rb	$\text{gr}(\text{rd}) \leftarrow \text{gr}(\text{rc}) \gg \text{gr}(\text{rb})$ [unsigned]		
sra	rd,rc,rb	$\text{gr}(\text{rd}) \leftarrow \text{gr}(\text{rc}) \gg \text{gr}(\text{rb})$ [signed]		
cmpeq	rd,rc,rb	$\text{gr}(\text{rd}) \leftarrow \text{gr}(\text{rb}) = \text{gr}(\text{rc})$		
cmpne	rd,rc,rb	$\text{gr}(\text{rd}) \leftarrow \text{gr}(\text{rb}) \neq \text{gr}(\text{rc})$		
cmplts	rd,rc,rb	$\text{gr}(\text{rd}) \leftarrow \text{gr}(\text{rb}) < \text{gr}(\text{rc})$ [signed]		
cmpltu	rd,rc,rb	$\text{gr}(\text{rd}) \leftarrow \text{gr}(\text{rb}) < \text{gr}(\text{rc})$ [unsigned]		
cmplse	rd,rc,rb	$\text{gr}(\text{rd}) \leftarrow \text{gr}(\text{rb}) \leq \text{gr}(\text{rc})$ [signed]		
cmpleu	rd,rc,rb	$\text{gr}(\text{rd}) \leftarrow \text{gr}(\text{rb}) \leq \text{gr}(\text{rc})$ [unsigned]		
ncmq	rd,rc,rb	$\text{gr}(\text{rd}) \leftarrow \text{gr}(\text{rb}) = -\text{gr}(\text{rc})$		
ncmpne	rd,rc,rb	$\text{gr}(\text{rd}) \leftarrow \text{gr}(\text{rb}) \neq -\text{gr}(\text{rc})$		
ncmplts	rd,rc,rb	$\text{gr}(\text{rd}) \leftarrow \text{gr}(\text{rb}) < -\text{gr}(\text{rc})$ [signed]		
ncmpltu	rd,rc,rb	$\text{gr}(\text{rd}) \leftarrow \text{gr}(\text{rb}) < -\text{gr}(\text{rc})$ [unsigned]		
ncmplse	rd,rc,rb	$\text{gr}(\text{rd}) \leftarrow \text{gr}(\text{rb}) \leq -\text{gr}(\text{rc})$ [signed]		
ncmpleu	rd,rc,rb	$\text{gr}(\text{rd}) \leftarrow \text{gr}(\text{rb}) \leq -\text{gr}(\text{rc})$ [unsigned]		
and	rd,rc,rb	$\text{gr}(\text{rd}) \leftarrow \text{gr}(\text{rb}) \wedge \text{gr}(\text{rc})$		
andn	rd,rc,rb	$\text{gr}(\text{rd}) \leftarrow \text{gr}(\text{rb}) \wedge \neg \text{gr}(\text{rc})$		
or	rd,rc,rb	$\text{gr}(\text{rd}) \leftarrow \text{gr}(\text{rb}) \vee \text{gr}(\text{rc})$		
orn	rd,rc,rb	$\text{gr}(\text{rd}) \leftarrow \text{gr}(\text{rb}) \vee \neg \text{gr}(\text{rc})$		
xor	rd,rc,rb	$\text{gr}(\text{rd}) \leftarrow \text{gr}(\text{rb}) \text{ XOR } \text{gr}(\text{rc})$		
xorn	rd,rc,rb	$\text{gr}(\text{rd}) \leftarrow \text{gr}(\text{rb}) \text{ XOR } \neg \text{gr}(\text{rc})$		
nand	rd,rc,rb	$\text{gr}(\text{rd}) \leftarrow \neg(\text{gr}(\text{rb}) \wedge \text{gr}(\text{rc}))$		
nor	rd,rc,rb	$\text{gr}(\text{rd}) \leftarrow \neg(\text{gr}(\text{rb}) \vee \text{gr}(\text{rc}))$		
mull	rd,rc,rb	$\text{gr}(\text{rd}) \leftarrow \text{gr}(\text{rb}) \times \text{gr}(\text{rc})$		
mulh	rd,rc,rb	$\text{gr}(\text{rd}) \leftarrow (\text{gr}(\text{rb}) \times \text{gr}(\text{rc})) / 2^{64}$ [unsigned]		
divs	rd,rc,rb	$\text{gr}(\text{rd}) \leftarrow \text{gr}(\text{rb}) / \text{gr}(\text{rc})$ [signed]		
divu	rd,rc,rb	$\text{gr}(\text{rd}) \leftarrow \text{gr}(\text{rb}) / \text{gr}(\text{rc})$ [unsigned]		

op	rd	rc	simm (12)
add	rd,simm,rc	gr(rd)	\leftarrow simm + gr(rc)
sub	rd,simm,rc	gr(rd)	\leftarrow simm - gr(rc)
sll	rd,rc,simm	gr(rd)	\leftarrow gr(rc) << simm
srl	rd,rc,simm	gr(rd)	\leftarrow gr(rc) >> simm [unsigned]
sra	rd,rc,simm	gr(rd)	\leftarrow gr(rc) >> simm [signed]
cmpeq	rd,rc,simm	gr(rd)	\leftarrow simm = gr(rc)
cmpne	rd,rc,simm	gr(rd)	\leftarrow simm \neq gr(rc)
cmplt	rd,rc,simm	gr(rd)	\leftarrow simm < gr(rc) [signed]
cmpltu	rd,rc,simm	gr(rd)	\leftarrow simm < gr(rc) [unsigned]
ncmq	rd,rc,simm	gr(rd)	\leftarrow simm = -gr(rc)
ncmqne	rd,rc,simm	gr(rd)	\leftarrow simm \neq -gr(rc)
ncmplt	rd,rc,simm	gr(rd)	\leftarrow simm < -gr(rc) [signed]
ncmpltu	rd,rc,simm	gr(rd)	\leftarrow simm < -gr(rc) [unsigned]
and	rd,rc,simm	gr(rd)	\leftarrow simm \wedge gr(rc)
andn	rd,rc,simm	gr(rd)	\leftarrow simm \wedge \neg gr(rc)
or	rd,rc,simm	gr(rd)	\leftarrow simm \vee gr(rc)
orn	rd,rc,simm	gr(rd)	\leftarrow simm \vee \neg gr(rc)
xor	rd,rc,simm	gr(rd)	\leftarrow simm XOR gr(rc)
xorn	rd,rc,simm	gr(rd)	\leftarrow simm XOR \neg gr(rc)
nand	rd,rc,simm	gr(rd)	\leftarrow \neg (simm \wedge gr(rc))
nor	rd,rc,simm	gr(rd)	\leftarrow \neg (simm \vee gr(rc))
mull	rd,rc,simm	gr(rd)	\leftarrow simm \times gr(rc)
mulh	rd,rc,simm	gr(rd)	\leftarrow (simm \times gr(rc)) / 2^{64}

op	rd	uimm (18)
mov	rd,imm	gr(rd) \leftarrow uimm
movn	rd,imm	gr(rd) \leftarrow -uimm - 1
mov8	rd,imm	gr(rd) \leftarrow 8 \times uimm
movn8	rd,imm	gr(rd) \leftarrow 8 \times (-uimm - 1)
gotoff	rd,imm	gr(rd) \leftarrow gr(1) + $2^{12} \times$ uimm
spoff	rd,imm	gr(rd) \leftarrow gr(2) + $2^{12} \times$ uimm
fpoff	rd,-imm	gr(rd) \leftarrow gr(3) - $2^{12} \times$ uimm

Note: The mov8, movn8, and movn instructions are not to be used directly. Assemblers should generate these when the operand range for mov is insufficient.

op	rd	rc
popcnt	rd,rc	gr(rd) \leftarrow count_population(gr(rc))
cnthz	rd,rc	gr(rd) \leftarrow count_high_zeros(gr(rc))
cntlz	rd,rc	gr(rd) \leftarrow count_low_zeros(gr(rc))
rcpr	rd,rc	gr(rd) \leftarrow $(2^{64} - 1) / \text{gr}(rc) - 1$

2.2 Branch, Call, and Jump Instructions

op		simm (16)	cc	ra
beq	ra,off			if $gr(ra) = 0$ then $pc \leftarrow pc + 4*simm$
blt	ra,off			if $gr(ra) < 0$ then $pc \leftarrow pc + 4*simm$
ble	ra,off			if $gr(ra) \leq 0$ then $pc \leftarrow pc + 4*simm$
bev	ra,off			if $gr(ra) \bmod 2 = 0$ then $pc \leftarrow pc + 4*simm$
bne	ra,off			if $gr(ra) \neq 0$ then $pc \leftarrow pc + 4*simm$
bge	ra,off			if $gr(ra) \geq 0$ then $pc \leftarrow pc + 4*simm$
bgt	ra,off			if $gr(ra) > 0$ then $pc \leftarrow pc + 4*simm$
bod	ra,off			if $gr(ra) \bmod 2 = 1$ then $pc \leftarrow pc + 4*simm$

The cc field chooses between the conditions EQ, LT, LE, EV. The main opcode chooses between plain branch and negated branch. Together, this allows for all 8 branch conditions.

The branch displacement range is -131072...131068.

op		simm (16)	simm (2)	rd
ibnz	rd,off			$gr(rd) \leftarrow gr(rd) + C$; if $gr(rd) \neq 0$ then $pc \leftarrow pc + 4*simm$
dbnz	rd,off			$gr(rd) \leftarrow gr(rd) - C$; if $gr(rd) \neq 0$ then $pc \leftarrow pc + 4*simm$

The value C is 1, 2, 4, or 8. It is calculated from the simm(2) field and the op field.

op		simm (24)
br	off	$pc \leftarrow pc + 4*simm$
brl	off	$gr(0) \leftarrow pc + 8$; $pc \leftarrow pc + 4*simm$

The branch displacement range is -33554432...33554428.

op		ra
jmp	ra	$pc \leftarrow gr(ra)$

op	rd	ra
jmp1	rd, ra	$gr(rd) \leftarrow pc + 8$; $pc \leftarrow gr(ra)$

2.3 Misc Instructions

op	rd	rc
copyfg	rd,rc	$gr(rd) \leftarrow fr(rc)$
copygf	rd,rc	$fr(rd) \leftarrow gr(rc)$

2.4 Load and Store Instructions

op	rd	rc	rb	op
ld8	[rc+rb],ra	Load gr(ra) from mem(gr(rb)+gr(rc),8)		
ld16	[rc+rb],ra	Load gr(ra) from mem(gr(rb)+gr(rc),16)		
ld32	[rc+rb],ra	Load gr(ra) from mem(gr(rb)+gr(rc),32)		
ld64	[rc+rb],ra	Load gr(ra) from mem(gr(rb)+gr(rc),64)		
ld16	[rc+rb*2],ra	Load gr(ra) from mem(gr(rb)+2*gr(rc),16)		
ld32	[rc+rb*4],ra	Load gr(ra) from mem(gr(rb)+4*gr(rc),32)		
ld64	[rc+rb*8],ra	Load gr(ra) from mem(gr(rb)+8*gr(rc),64)		

op	rd	rc	simm (12)
ld8	rd,[rc+off]	Load gr(rd) from mem(gr(rc)+simm,8)	
ld16	rd,[rc+off]	Load gr(rd) from mem(gr(rc)+2*simm,16)	
ld32	rd,[rc+off]	Load gr(rd) from mem(gr(rc)+4*simm,32)	
ld64	rd,[rc+off]	Load gr(rd) from mem(gr(rc)+8*simm,64)	

op	op	rc	rb	ra
st8	[rc+rb],ra	Store gr(ra) bits 7..0 to mem(gr(rb)+gr(rc),8)		
st16	[rc+rb],ra	Store gr(ra) bits 16..0 to mem(gr(rb)+gr(rc),16)		
st32	[rc+rb],ra	Store gr(ra) bits 31..0 to mem(gr(rb)+gr(rc),32)		
st64	[rc+rb],ra	Store gr(ra) to mem(gr(rb)+gr(rc),64)		
st16	[rc+rb*2],ra	Store gr(ra) bits 16..0 to mem(gr(rb)+2*gr(rc),16)		
st32	[rc+rb*4],ra	Store gr(ra) bits 31..0 to mem(gr(rb)+4*gr(rc),32)		
st64	[rc+rb*8],ra	Store gr(ra) to mem(gr(rb)+8*gr(rc),64)		

op	simm (12)	rb	ra
st8	[rb+off],ra	Store gr(ra) bits 7..0 to mem(gr(rb)+simm,8)	
st16	[rb+off],ra	Store gr(ra) bits 16..0 to mem(gr(rb)+2*simm,16)	
st32	[rb+off],ra	Store gr(ra) bits 31..0 to mem(gr(rb)+4*simm,32)	
st64	[rb+off],ra	Store gr(ra) to mem(gr(rb)+8*simm,64)	

Since the offset is scaled differently depending on operand size, the offset range varies from -2048...2047 (for 8-bit operations) to -16384...16376 (for 64-bit operations).

2.5 Prefetch Instructions

op	op	rc	rb	ra
pfr8	[rc+rb],ra			Prefetch from mem(gr(rb)+gr(rc),8) to mem(ra)
pfr16	[rc+rb],ra			Prefetch from mem(gr(rb)+gr(rc),16) to mem(ra)
pfr32	[rc+rb],ra			Prefetch from mem(gr(rb)+gr(rc),32) to mem(ra)
pfr64	[rc+rb],ra			Prefetch from mem(gr(rb)+gr(rc),64) to mem(ra)
pfrw8	[rc+rb],ra			Prefetch from mem(gr(rb)+gr(rc),8) to mem(ra)
pfrw16	[rc+rb],ra			Prefetch from mem(gr(rb)+gr(rc),16) to mem(ra)
pfrw32	[rc+rb],ra			Prefetch from mem(gr(rb)+gr(rc),32) to mem(ra)
pfrw64	[rc+rb],ra			Prefetch from mem(gr(rb)+gr(rc),64) to mem(ra)
pfw8	[rc+rb],ra			Prefetch from mem(gr(rb)+gr(rc),8) to mem(ra)
pfw16	[rc+rb],ra			Prefetch from mem(gr(rb)+gr(rc),16) to mem(ra)
pfw32	[rc+rb],ra			Prefetch from mem(gr(rb)+gr(rc),32) to mem(ra)
pfw64	[rc+rb],ra			Prefetch from mem(gr(rb)+gr(rc),64) to mem(ra)

op	rd	rc	simm (12)	
pfr8	[rc+off],ra			Prefetch from mem(gr(rc)+simm,8) to mem(ra)
pfr16	[rc+off],ra			Prefetch from mem(gr(rc)+2*simm,16) to mem(ra)
pfr32	[rc+off],ra			Prefetch from mem(gr(rc)+4*simm,32) to mem(ra)
pfr64	[rc+off],ra			Prefetch from mem(gr(rc)+8*simm,64) to mem(ra)
pfrw8	[rc+off],ra			Prefetch from mem(gr(rc)+simm,8) to mem(ra)
pfrw16	[rc+off],ra			Prefetch from mem(gr(rc)+2*simm,16) to mem(ra)
pfrw32	[rc+off],ra			Prefetch from mem(gr(rc)+4*simm,32) to mem(ra)
pfrw64	[rc+off],ra			Prefetch from mem(gr(rc)+8*simm,64) to mem(ra)
pfw8	[rc+off],ra			Prefetch from mem(gr(rc)+simm,8) to mem(ra)
pfw16	[rc+off],ra			Prefetch from mem(gr(rc)+2*simm,16) to mem(ra)
pfw32	[rc+off],ra			Prefetch from mem(gr(rc)+4*simm,32) to mem(ra)
pfw64	[rc+off],ra			Prefetch from mem(gr(rc)+8*simm,64) to mem(ra)

Prefetch between the index expression and the address contained in register **ra**. Start at the first address and continue in the direction indicated by **ra**.

When using any of the **pfw** instructions, the contents of the entire area between the address expressions is declared as containing undefined data.

2.6 Handling of Unimplemented Instructions

Implementations of FISA are allowed to be partial, i.e., some instructions might be missing. Such instructions invoke MIS handlers. Before the handler is invoked, the hardware sets things up like this:

The trap goes to $R[63] + 64 \times \text{op}$.

$R[62]$ contains the address of the instruction following the trapped instruction.

$R[61]$ is an alias of the destination register. Writes to $R[61]$ goes to the destination register of the trapped instruction.

$R[60]$ is a copy of $R[\text{ra}]$.

$R[59]$ is a copy of $R[\text{rb}]$.

$R[58]$ is a copy of $R[\text{rc}]$.

$R[57]$ contains the instruction word in its low 32 bits. This can be used for decoding the instruction.

Register $R[56]$ through $R[61]$ can be used as scratch in the handler.

2.7 Yet-to-be Documented Instructions

The following instructions have not yet been documented.

ldm	mask	
stm	mask	
smask	mask	
scall	code	
ld32	rd, [rc+off]	Load fr(rd) from mem(gr(rc)+4*simm,32)
ld64	rd, [rc+off]	Load fr(rd) from mem(gr(rc)+4*simm,64)
st32	[rc+off], ra	Store fr(ra) to mem(gr(rb)+4*simm,32)
st64	[rc+off], ra	Store fr(ra) to mem(gr(rb)+4*simm,64)
cmpeq	rd, rc, rb	$gr(rd) \leftarrow fr(rb) = fr(rc)$
cmpne	rd, rc, rb	$gr(rd) \leftarrow fr(rb) \neq fr(rc)$
cmplt	rd, rc, rb	$gr(rd) \leftarrow fr(rb) < fr(rc)$
cmple	rd, rc, rb	$gr(rd) \leftarrow fr(rb) \leq fr(rc)$
cmpgt	rd, rc, rb	$gr(rd) \leftarrow fr(rb) > fr(rc)$
cmpge	rd, rc, rb	$gr(rd) \leftarrow fr(rb) \geq fr(rc)$
cvtXX	rd, rc	Convert between integer and floating-point
implver	rd, rc	

In addition to the above table, floating-point instructions and privileged instructions also need to be documented.